编辑语 From the Editors
Table of Contents
Digital VLSI Design (RTL to GDS) - Prof. Adam Teman
Digital ASIC Design with Verilog
Verilog RTL编程实践